open-source-silicon.dev

<@U019TF3364X> seems syntax error with `iverilog` command. check spacing with `-f` also command looking for `-s` options as well. Passing the right command may work

a guess - but did you include the GL files in the GL include ?

verilog/includes/includes.gl.caravel_user_project

`-f/home/...` seems wrong. maybe `-f  /home/..` is right format

image.png

<@U0172QZ342D> Yes I've modified the rtl and gl includes.
<@U0268926L04> looks like the syntax is not the problem, even with "-f  /home/.." the issue is still there.
I will keep you posted if I found something

I had an " at the end of the verilog name in the include file :rolling_on_the_floor_laughing:
sorry for the inconvenience