I am trying to integrate my schematic in the user_analog_project_wrapper as shown below: The second image shows the wrapper testbench The first image shows the symbols including my design The third image shows the error i got after simulation runs

What does the top level netlist look like?