https://open-source-silicon.dev logo
Join Slack
Powered by
<@U0172QZ342D> <@U016EM8L91B> A thing that just ma...
# caravel
h
@User @User A thing that just makes me a bit nervous: When I look at the 
user_project_wrapper.gds
I see that my main digital component 
user_proj_dac
is instantiated, but as an empty cell (center). Whereas my analog component 
audiodac_drv
is inserted (upper right corner). During the 
make user_project_wrapper
and the 
make run-precheck
no error popped up, so I don't know whether this is correct or not. There is a GDS for 
user_proj_dac.gds
that look correct.
Here is the GDS of the wrapper.
So I guess the question is: At which stage should everything be merged into which layout view (what is the master of things in the later flow, the GDS, the MAG, the ???)?
m
What happens if you press * on your keyboard (display -> full hierarchy)
if it's not there, then it hasn't been added. You should definitely see it.
h
Uff. Cell is not there, at no least not the content…
Then I need to debug where this goes wrong, interestingly no error or warning that this is happening.
m
check the openlane output logs at synth stage, you should see yosys report of the macros in use.
also check the gds/lef of the macro that isn't there, check that it does have content there
m
It seems like they should both be inserted at the same time. Did you sort this out?
h
Yes. I had a typo in one of the GDS names.
Open in Slack
PreviousNext
Powered by