@User: (1) You would access the memory through the wishbone bus, so it would be synchronous in that sense. However, Mohamed Shalan's group just redid the memory architecture as we agreed on a few days ago and I have not looked (yet) at exactly how it is implemented from the user project side. There's a wishbone bridge involved. I'll tell you more after I've stared at it for a bit.