In general it is done at any stages - Depending of the tool and the information it has access to (wire load model, etc) , it will resize cells - For Yosys and OpenROAD-like tools, I don't know the details but commercial EDA tools are definitively doing it at synthesis, place and route stages

The resizer in openroad is the main component dealing with this. CTS will have do select buffers as well.