Either you use a standard cell based design with yosys synthesis and you don't do layout. Or you use primitives and you have to do the layout your self ... and AFAIK there is no "pure" transmissions gate in the standard cell libraries, the closest is the mux2 / mux4 but they have inverter/buffers.

Got it. Thanks