From the pdk i have, io pad verilog files are like blackboxes. Will the behavioural model of the pads be released soon?

The I/O pads have complete behavioral verilog. What are you looking at?

This is the file i was looking.