https://open-source-silicon.dev logo
#sky130
Title
# sky130
y

Yogitha Subedar

09/19/2021, 1:27 PM
Can anyone help me to solve this while running floorplan we are getting this error
m

manili

09/19/2021, 8:16 PM
We need more info. Please share a complete log file. Currently it seems that the issue happens during the synthesis not FP.
v

Vijayan Krishnan

09/20/2021, 4:55 AM
mixedsignal module instantiated in your top/sub module. but missing mixedsignal module. check your RTL file @Yogitha Subedar
y

Yogitha Subedar

09/22/2021, 1:01 PM
Document from Yogitha
This is log file containing error
v

Vijayan Krishnan

09/23/2021, 6:04 AM
raise GitHub issue with RTL file and this log