So IIUC magic from a gds layout can produce a spice model that includes the parasitics for a accurat(ish) simulation ? I assume you still need to specify somehow the spice model for the transistors you're building ( nshort / phighvt / ...).

What do you mean by IIUC ?

"If If Understood Correctly"

i didnt expect that 😄