https://open-source-silicon.dev logo
#analog-design
Title
# analog-design
t

Tim Edwards

02/01/2021, 10:40 PM
@User: I would be happy to help but I have my hands rather full with managing the tapeouts and upgrading various tools, methods, and other IP between shuttle runs. To the extent that I believe that a PLL and LDO in particular are critical IP to have for every shuttle run, I want to see those done, although we have some examples of both on the current shuttle run that we could possibly leverage. I know that Tim Ansell is very interested in USB 3.0 PHY, so you probably want to contact him about that, and he may be able to point you to other people who are interested in the same.
a

Amro Tork

02/01/2021, 10:58 PM
Thanks @Tim Edwards. I was hoping if you could pass this to whom might be interested as well.
Wanted to ask you about the PLL? Are we talking GHz range PLLs or less?
I mean if you already have something, we could take it from there.
k

Kunal

02/02/2021, 1:51 AM