anyone have an unmatched pins = 2 from the spm LVS report open-source-silicon #openlane

Channels

hdl21

unic-cass-23

events

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

dynamic-power-estimation

fossee-iitb-google-sky130

coalition-for-digital-environmental-sustainability

vlsi101

magical

vlsi_verilog_using_opensource_eda

basebands

vlsi_verilog_using_opensoure_eda

digital-electronics-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

Title

AndrewSftD

07/28/2020, 1:47 PM

anyone have an "unmatched pins = 2" from the spm LVS report ?

20Mhz

07/28/2020, 1:52 PM

yes, the claim is that is fixed in new version 🙂

AndrewSftD

07/28/2020, 1:53 PM

which new version ?

20Mhz

07/28/2020, 1:53 PM

not sure, haven’t tested… but its just the power pins, you can check the pdn scripts

AndrewSftD

07/28/2020, 1:53 PM

i suspect its I/O related ? (as in maybe VDD and GND ?)

yeah

I am looking at the diff now ...