This small design has 2 clock inputs that are muxed depending on external signal: https://github.com/GuillemCabo/ASIC_watch/blob/2abd377cc5383e411fc9bbb33b881d98d1eaee78/hdl/watch_hhmm.v

What's the internal clk net called tho?

clk_crystal_i

Is that what shows up being connected to the CLK pins of cells in the gate-level netlist?

It's like @tnt says: That design uses a lot of different clocks, all going to relatively few cells.

Basically this "clock" design generate a 1 second clock, a 1 minute clock, a 1hour clock etc ... all through clock dividers so you have a bunch of different nets clocking FFs.

@Matt Venn: You should be able to set multiple values for

CLOCK_NET

. (e.g.,

"clk_crystal_i clk2s_int clk1m_int ..."

) I would check the actual gate-level netlist to make sure that these nets didn't get renamed by yosys though.

I've been having this same issue, so I'm glad this was brought up. Probably a noob question, but where in the output directories can I find the gate-level netlist?