Channels
hdl21
unic-cass-23
events
mpw-6plus-silicon
openchiplets
maker-projects
genius-vlsi
pd-openlane-and-sky130
chipignite2206q_stanford_bringup
sky130
courses
magic
activity
align
popy_neel
cadence-virtuoso
cryo
announcements
tiny-tapeout
maker-zone
pa-test-chip
fossee-iitb-esim
dynamic-power-estimation
rios
ieee-sscs-dc-23
español_vlsi
gfmpw-0-silicon
silicon-validation
fossee-iitb-google-sky130
zettascale
sdram
vhdl
xschem
openroad
openlane
ieee-sscs-dc-22
mpw-one-silicon
mpw-2-silicon
fasoc
team-awesome
japan-region
openfpga
serdes
osu
junk
toysram
cadence-innovus
infiniband
verification-fe
riscv
vhdl-learners
microwatt
digital-design
foss-asic-tools
sram
openpositarithmetic
openadiabaticlogic
openpower
caravan
tapeout-job
hardware-beginners
aa
design-services
private-shuttle
ieee-sscs-cac
stdcelllib
b2aws
beagleboard
tapeout-pakistan
rad-lab-silicon
timing-closure
piel
announce
skywater
bag
paracells
cadence-spectre
travis-ci
opentitan
strive
openocd
containers
sky65
chisel
radio
neuro-mem
help-
electric
dffram
images
sky90
sky130-ci
swerv
fault
fpga
mpw-one-clean-short
picosoc
layouteditor
researchers
coalition-for-digital-environmental-sustainability
vlsi101
magical
vlsi_verilog_using_opensource_eda
basebands
vlsi_verilog_using_opensoure_eda
cadence-genus
abcc
fuserisc
vliw
openlane_cloudrunner
bluetooth
design-review
digital-electronics-learners
verilog-learners
uvm-learners
mpw-3-silicon
ihp-sg13g2
rdircd
discord-mods
open-microelectronics-textbook
mwcas-2023-rtl2silicon
gdsfactory
gf180
b2aws-tutorial
gf180mcu
system-verilog-learners
vlsi-learners-group
chilechipmakers
silicon-validation-private
chipignite
vh2v
shuttle-status
board-respin
openhighqualityresonators
venn
xls
rf-mmw-design
nydesign
open-pdk
j-core
power
waveform-viewers
pll
vendor-synopsys
silicon-photonics
lvs
chip-yard
shuttle
adiabatonauts
openram
funding
opendataset-circuitnet-for-ml-tasks-in-vlsi-cad
generative-ai-silicon-challenge
community_denmark_dtu
open_pdks
lvs-analysis
xyce
shuttle-precheck
openlane-development
efabless
general
analog-design
klayout
caravel-board
reram
ieee-sscs-dc-21q3
sky130-pv-workshop
verification-be
caravel
openlane-2
Powered by
#openlane
Title
p
Priyanka Dutta
05/28/2021, 6:46 PM
Hi , my design repo is ,
https://github.com/MSPDUTTA/Subservient_SOC
, while doing make user_project_wrapper , I am receiving routing violations after many optimization stages , and in my wrapper i have one serv macro connected with one sram macro and I am using
https://github.com/MSPDUTTA/Subservient_SOC/blob/main/openlane/user_project_wrapper/config.tcl
, I have used GLB_RT_ADJUSTMENT 0.21
m
Matthew Guthaus
05/28/2021, 7:06 PM
Do you have a view of your placement?
p
Priyanka Dutta
05/28/2021, 7:29 PM
this is the routing.def generated after I specified ROUTING_OP with 17 iterations in config
Also, I am receiving this warning not sure if this is related to the violation or not
m
Matthew Guthaus
05/28/2021, 7:47 PM
That warning seems fine
Can't tell too much from that picture. The placement without routing will give an insight into cell density
p
Priyanka Dutta
05/28/2021, 7:53 PM
this is the placement of macro at top (subservient) macro down(openram mem)
Post