https://open-source-silicon.dev logo
#openlane
Title
# openlane
m

Mohammad Khalique Khan

10/01/2021, 2:26 PM
i am facing this error while running
make user_project_wrapper
don't know why, someone what 2 do
m

Matt Venn

10/01/2021, 3:46 PM
what is the line causing the syntax error?
m

Mohammad Khalique Khan

10/01/2021, 3:54 PM
reg \initial  = 0;
it says here reg is unexpected here, which is generated by yosys
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/sta.tcl |& tee >&@stdout/project/openlane/user_project_wrapper/runs/user_project_wrapper/logs/synthesis/2-opensta"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
m

Matt Venn

10/01/2021, 5:19 PM
Hmm. Maybe because initial values aren't allowed for ASIC? Related to how you handle reset?
Not sure