Dear all, can OpenLane work with VHDL-based source files? or I have to convert all VHDL files to Verilog? If so, are there any recommended VHDL-->Verilog converters? Thanks. Anas

Brilliant! Many thank @User