<@U016MJQ06J2> I use wishbone mostly
# riscv
t
@User I use wishbone mostly
a
Thanks, i think we should stick to wishbone. Another question, have u guys used debug in your RISC-V Silicon validated core? if yes can you share any implementation in opensource?