Hi everyone. I am running the lvs for the layout of my Operational Transconductance Amplifier (OTA) that I have designed using magic. I extracted the spice netlist from the layout without doing parasitic extraction for the LVS (using ext2spice lvs and setting cthresh to infinite). Here is the spice netlist without parasitic capacitance generated from the layout.