Does post layout simulation work for the reram mod...
# reram
k
Does post layout simulation work for the reram model? When I reset the device the output does not change. Im curious if I am doing something wrong or if the model doesnt support that.
a
Yeah it should be supported. Post-layout just means there are parasitics extracted right?
Maybe something went wrong with parasitic extraction?
You might need to manually put the RRAM model into the parasitic extracted netlist
I don’t think it will extract an RRAM device from your layout automatically
k
That could be it, I'll take a look into that. Thanks 👍🏼
Is there somewhere I can find this model? This is the netlist I have now I am unsure if it is the correct one or not.
a
This extracted netlist looks good. You need to get the Verilog-A model and link that
k
How can I find and link to it? I'm not entirely sure what that means sorry.
Generally speaking all the ReRAM stuff is in this repo: https://github.com/google/skywater-pdk-libs-sky130_fd_pr_reram/tree/main