Is the for loop on Systemverilog supported on open...
# openlane
m
Is the for loop on Systemverilog supported on openlane?