@Faedra Webers i added a .options ITL4=1000 to force more iterations before giving up and simulation went fine. Attached the changed

DAC_works_not_schematic.sch

with body terminals set to vdd/GND (but this might not be the solution of the convergence issue) and graphs inserted in the schematic.

awesome! I try it instantly!