IMG_2344.jpg

What does the corresponding line look like in the mentioned file? You need to be loading a structural verilog into OR

What i did is ,after synthesis using in yosys there is a command (write_verilog) i used that to write the netlist which is structural

so you need to see what that line looks like then