naina singhal
05/12/2024, 9:29 PMvdda1, vdda2
are internally connected (shorted) or are they separate nets? And how does vddio gets the required voltage? How is it internally connected? Can anyone please help me with these questions? Thank you.htamas
05/12/2024, 10:12 PMvdda1
, vdda2
, vddio
etc. are separate power domains and are supplied from the pcb independently. The default caravel board supplies 3.3V to vddio
and doesn't supply power to vdda1
or vdda2
, just breaks them out to some pins. In gf180 it's all different and several of the power pins are shorted together.Mitch Bailey
05/12/2024, 10:16 PMnaina singhal
05/12/2024, 10:36 PMhtamas
05/12/2024, 10:39 PMvddio
is not connected to the user project area, it is used by the caravel harness itself (e.g. in the io cells for level shifting the digital pins)naina singhal
05/12/2024, 10:49 PMhtamas
05/12/2024, 10:57 PMvdda
, vdda1
and vddio
, and use 5V tolerant devices, you should be fine.naina singhal
05/12/2024, 10:59 PMMitch Bailey
05/12/2024, 11:04 PMOne more thing are vssa1 and vssa2 are not connected together as well?The pad frame shows
vssio
, vssd
and vssa
connected to the same pin, but vssa1
, vssa2
, vssd1
, vssd2
are connected to separate individual pins.naina singhal
05/12/2024, 11:12 PMhtamas
05/12/2024, 11:12 PMvdda
, vssa
, vccd
, vssd
, vddio
, vssio
are used by the padframe itself. The pins vdda1
, vssa1
, vdda2
, vssa2
, vccd1
, vssd1
, vccd2
, vssd2
are passed to your project embedded within the padframe. All of these pins are available from the outside.naina singhal
05/12/2024, 11:14 PMhtamas
05/12/2024, 11:19 PMvdda
. Each of vdda
, vdda1
and vdda2
is separate.naina singhal
05/12/2024, 11:32 PM