Hi, I am trying to perform clock gating but I guess I am going wrong. Could anyone please help me with it These are the changes I made in my sta.tcl to implement clk gating. The power change isn't getting reflected when checked.