open-source-silicon.dev

39-BlockRAM_1KB.lvs.rpt

39-BlockRAM_1KB.lef.lvs.log

Dear all, Good noon, I am facing LVS issues with BRAM using OpenLane. Herewith, I have attached the tiles for your kind reference. Kindly share with me your ideas to clear the same.

Looks like this sram macro is not connected to the power grid.
```Instance: sky130_sram_1kbyte_1rw1r_32x256_ |Instance: memory_cell                      
...                         
  vccd1 = 1                                |  vccd1 = 844                              
  vssd1 = 1                                |  vssd1 = 844                              ```

Can you verify missing power rail connections in the layout?