https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
p

Praveen raj

04/18/2023, 3:11 PM
The Logic analyzer pins in mpw2 have been holding me back from testing a lot of parts, so, please help me with my current understanding if you have any idea. I am not able to make LA pins to send data from CPU to user project area. Im not sure what Im missing. I need to send data from processor to User project. Like turn on LA_DATA_OUT (reg_laX_data) 20:24 to 1 but I tried all permutations and combinations with the reg_laX_iena nothing works. My current understanding, reg_laX_oenb -> means nothing if we didnt connect it to anything in your design. reg_laX_iena -> turning on this means giving instructions to the CPU to receive data from that pin. And in the firmware reg_la0_data [31:0] corresponds to la_data_out[31:0] in the caravel/caravan layout frame and so on for other bits. So when we want to configure the LA pins to send data from CPU to user project, one should make the reg_laX_iena for that pin to be 0 and make the reg_laX_data for that pin to be 1?
t

Tim Edwards

04/18/2023, 3:32 PM
Looking at the code for the example user project, I see:
// Configure LA[64] LA[65] as outputs from the cpu
        reg_la2_oenb = reg_la2_iena = 0x00000003;
But the user project example may be doing something with the
oenb
signal, and I don't think the setting of
iena
can make any difference for pins used as outputs.
If you can successfully drive your user project in a simulation testbench, then you should be able to do the same on the actual chip.
1
👍 1
m

Matt Venn

04/18/2023, 3:38 PM
@Praveen raj I'm able to use the logic analyser to enable my designs
👍 1
p

Praveen raj

04/18/2023, 3:49 PM
Alright, thanks for the comments. I will look into it.
1
t

Tim Edwards

04/21/2023, 1:37 PM
@Praveen raj: What is the letter-number code on your daughterboards? I'd like to take a look at the layout and see if I find anything that looks relevant. Did you have a testbench simulation that exercises control of the user project from the top level through the logic analyzer? Having a working simulation is good for cutting down on the number of possibilities of what could be wrong.
p

Praveen raj

04/21/2023, 4:03 PM
Thanks! SWT Frame location: F4 SLOT: 37 ID: 20025 We do not have a testbench simulation. But I am looking into these aspects. I will update you if I get far with Testbench sim.