Could someone point me to detailed documentation on the logic analyzer? Aside from the wrapper verilog and a couple notes online I can't find anything after a lot of hunting.
Certainly there's some specific documentation on the interface description for this and the wishbone bus?