Makes sense. I can probably use most of my existing test code for that, will just have to change the FPGA logic that actually reads/writes the memory.