https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
p

Pritesh Ps

03/24/2023, 1:34 PM
Hi, i'm trying to make frequency divider (8:1) circuit using standard cell using SKY130, xschem, ngspice. But upon simulation its doesn't work as expected. also, reset doesn't affects whether it's getting tied to logic 1 i.e. 1.8v or logic 0 i.e. gnd. can someone help me...
1
l

Luis Henrique Rodovalho

03/24/2023, 1:48 PM
There is no power supply.
p

Pritesh Ps

03/24/2023, 1:53 PM
And what could be the power pins? Bdw just now I tried putting a voltage source of 1.8V and used labpin with name VDD. Still no change.
Pardon to ask, have you used sky130_stdcells?
j

Jecel Assumpção Jr

03/24/2023, 1:57 PM
looking at dfrbp_1.sym I see that there are four extra pins declared: VGND VNB VPB VPWR
I would expect that you have to connect these in your schematic (having a 1.8V supply between VGND and VPWR, for example) for it to work
p

Pritesh Ps

03/24/2023, 2:03 PM
Thank you @Jecel Assumpção Jr. I'm using stdcells first time. And wasn't aware of subscircuit pins for the DFF.
j

Jecel Assumpção Jr

03/24/2023, 2:07 PM
Looking at the spice definition for the flipflop in sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice I see that the VNB pin is connected to all the nfet transistors and VPB to all the pfet ones. These are the "bulk" pins and should be 1.8V for VPB and 0V for VNB
p

Pritesh Ps

03/24/2023, 2:09 PM
I put it like this and now this error appears as, doAnalyses: too many iterations without convergence Error: no such vector vin But it was working/ simulating error without any error and now I just added a voltage supply VPWR -- 1.8V -- VGND.
j

Jecel Assumpção Jr

03/24/2023, 2:12 PM
both vpwr and vpb are close to 0. You should check your generated netlist to see if things are connected as you think they should be
👍 1
p

Pritesh Ps

03/24/2023, 2:25 PM
Until now I am depend on xschem features of generating netlist automatically. However looking at netlist I don't think anything is wrong. But still, am I missing something? Same spice error as no such vector and doAnalyses: too many iterations Note I changed vin name to clk and redrawn the schematic and then checked the netlist.
j

Jecel Assumpção Jr

03/24/2023, 2:56 PM
VPB and VNB are still not connected to anything
Just add a label so VPB is the same as VPWR and VNB is the same a VGND and it might make a difference
l

Luis Henrique Rodovalho

03/24/2023, 3:01 PM
Also, try .tran 1n 2u uic Flip flops have unknown states during initialization. That is why you should start your simulation with a reset pulse. Otherwise, you should set the initial conditions.
.tran uic sets all nodes to zero, if you're not directly defining them. If you don't use uic, the simulation tries to define the initial condition by running an op sim. It may fail.
p

Pritesh Ps

03/24/2023, 3:31 PM
Thank you so much @Jecel Assumpção Jr and @Luis Henrique Rodovalho. I'll try it again after dinner. Have a nice time!
s

Stefan Schippers

03/25/2023, 12:11 AM
Just to be clear standard cells have power and body connections set by attributes. Select a standard cell , press 'q' to edit its attributes and you see the implicit power connections. Avoiding physical pins on standard cell symbols makes the design more clean, you don't have to wire power nets or labels everywhere and usually all standard cells in a given domain have all identical power/body connections.
in above example you must provide a voltage source driving VCC and a 0V voltage source driving VSS
:thanks: 1
p

Pritesh Ps

03/25/2023, 2:21 PM
thanks a lot @Stefan Schippers for clearing me about standard cells, as i wasn't aware of it. I made the changes. However, the output (Va) is not as expected. and how it can go cross the zero line. weird response. am i doing anything wrong?
netlist for the same
s

Stefan Schippers

03/25/2023, 3:36 PM
I think you must tie VSS to the 0 node... Add this:
vvss vss 0 0
or equivalently:
vvss vss gnd 0
:thanks: 1