https://open-source-silicon.dev
Join Slack
Has anyone simulated transient noise in SW130? If so, how did the models behave? Were the sims accur...
d

Diarmuid Collins

11 months ago
Has anyone simulated transient noise in SW130? If so, how did the models behave? Were the sims accurate? Just about to start running transient noise so any info would be most appreciated. Txs
d
b
+2
  • 4
  • 18
  • 102
Is there any tutorial for klayout and ihp-sg13g2? I would like to make a simple circuit, such as an ...
l

Luis Henrique Rodovalho

about 1 year ago
Is there any tutorial for klayout and ihp-sg13g2? I would like to make a simple circuit, such as an inverter, extract a netlist and run it. I can already run netlists in ngspice using the openVAF models. I just need to learn the layout part now.
l
j
k
  • 3
  • 7
  • 101
Hi, Can Klayout be used for analog layout in place of Magic ? I find Magic bit uncomfortable to use.
v

vks

over 2 years ago
Hi, Can Klayout be used for analog layout in place of Magic ? I find Magic bit uncomfortable to use.
v
e
  • 2
  • 3
  • 101
Hi everyone, I tried to use the OpenRAM memory compiler to generate a 32x512 memory but run into som...
p

Po-Han Chen

over 3 years ago
Hi everyone, I tried to use the OpenRAM memory compiler to generate a 32x512 memory but run into some problems. The error messages said:
Technology: sky130
Total size: 8192 bits
Word size: 32
Words: 256
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
ERROR: file sram_config.py: line 132: Invalid number of cols including rbl(s): 129. Total cols must be divisible by 2
I don't know how to interpret this error because I don't know where this 129 is coming from. Has anyone run into this problem before?
p
m
a
  • 3
  • 24
  • 101
Hi All. Running a TT sim in xschem/sw130 using TT models (taken from code.sym in the top.sch landing...
d

Diarmuid Collins

over 1 year ago
Hi All. Running a TT sim in xschem/sw130 using TT models (taken from code.sym in the top.sch landing page for this pdk, as shown below). I can run ss/sf/fs/ff models separately. How do I run them in the the same sim so that I can sweep across process? Does anyone have an example where they do something like this which would kick off 5 model corners simultaneously, ideally outputting all the results in a format that could be read into a spreadsheet which allows me to tabulate performance across corners. Txs
d
s
  • 2
  • 9
  • 100
Has anyone else run into the problem of missing the “Import SPICE” option under the “File” dropdown ...
d

Dale Julson

over 1 year ago
Has anyone else run into the problem of missing the “Import SPICE” option under the “File” dropdown menu? I am running Magic 8.3.485 on a Mac M1 and everything appears to have compiled fine, however I’m missing this command. See two screenshots below, one showing a screenshot of a video tutorial, and the other from my local machine:
d
m
+2
  • 4
  • 5
  • 100
Hi, does anyone know if there is a transmission gate cell in HV standard cells? Thanks
a

Abdulaziz

about 3 years ago
Hi, does anyone know if there is a transmission gate cell in HV standard cells? Thanks
a
a
+2
  • 4
  • 9
  • 100
Warning: PDK_ROOT env. var. not found or empty, trying to find an open_pdks install No open_pdks ins...
s

sid

almost 2 years ago
Warning: PDK_ROOT env. var. not found or empty, trying to find an open_pdks install No open_pdks installation found, set PDK_ROOT env. var. and restart xschem setup_tcp_bespice: success : listening to TCP port: 2022
s
s
  • 2
  • 1
  • 99
We are getting the error There are unmapped cells after synthesis. We tried every placement strategy...
s

Selim Sandal

about 2 years ago
We are getting the error There are unmapped cells after synthesis. We tried every placement strategy. Is there something we can do to fix that?
s
a
  • 2
  • 1
  • 99
Hi all, I am new using open source EDA tools. Is there any way of converting a .lib.json into a .lib...
r

Rafael Oliveira

about 2 years ago
Hi all, I am new using open source EDA tools. Is there any way of converting a .lib.json into a .lib? I am trying to perform synthesis with Yosys using sky130 PDK, however I noticed there is only .lib.json available in the official GitHub repository.
r
e
+2
  • 4
  • 5
  • 99
Previous121314Next

What is Linen?

Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.

Powered by