https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
m

Matt Venn

03/02/2023, 6:36 PM
and you can also see hsync, r & b channels, and the pixel clock on the top
👍 2
t

Tim Edwards

03/02/2023, 7:58 PM
That is possibly the first test of the wishbone interface between the processor and user project?
m

Matt Venn

03/02/2023, 8:30 PM
Maybe so, I haven't seen any other. Ive updated the doc as a success for wishbone write. Yet to try a read
d

Dinesh A

03/03/2023, 9:14 AM
@Matt Venn what is your user pad switching rate ? My case I see User Mode Pad Rise time as bad as 900ns. In Caravel GPIO test case, I see Rise and Fall Time with-in 100ns
t

Tim Edwards

03/03/2023, 2:52 PM
@Dinesh A: The user output mode is easiest to set up by using the weak pull-down mode. So by default, user outputs will have a slow fall time. A slow rise time is indicative of an incorrect configuration---the weak pull-up and pull-down modes differ by a bit-shift, so it's fairly easy to get it into that state. For users who need to run faster than the weak-pull modes will allow, there are usually ways to tweak the configuration to get some of the output channels to run full-swing.
d

Dinesh A

03/13/2023, 10:15 AM
@Tim Edwards Yes; I am selectively able configure some of the pad in full swing. Issue in Quad SPI mode; where i need to all the 5 (Clock + 4 Data pin) consecutive pad in fast swing. Currently I am moving ahead with keeping QSPI interface in less than 1Mhz.
p

proppy

04/03/2023, 6:32 AM
@Matt Venn @Konrad Beckmann we're trying to compile feedbacks from the MPW-2 bring-ups, do you have a picture and a quote/testimonial that you'd be ok to share?
m

Matt Venn

04/03/2023, 12:45 PM
quote: "The Zero to ASIC course submitted 16 designs on one chip to MPW2. We've now seen 6 designs at least partially working. Due to the limitations in the IO setup, only the simplest designs are fully functional."
👍 1