Mohamed, the whole reason I'm working on full chip device level LVS is to get a full chip spice netlist for CVC-RV. If you have scripts that produce spice netlists from verilog, it would be a lot simpler to run full chip CVC and easier to debug!