Hello all, I am planning to use ReRAM in my design for the upcoming MPW-5, I was going through the github repository and found the combination of Verilog-A and spice files to a little confusing. Could someone walk me through how to include ReRAM in a xschem schematic and simulate it properly?