Also I still have to do final schematic review before I get too deep into layout, lol. I noticed a minute ago that I don't have test points on the ASIC core power rail, and I forgot to provide a clock source for the FPGA.