The FPGA has a standard Xilinx JTAG header for use with the Vivado debug tools. I'm loading the XC7S15 on the initial prototype. It is also compatible with the XC7S6 and if you do that, you can de-populate a few of the bypass caps