The FPGA is connected to a 128 Mbit QSPI flash to provide bitstream storage so you don't have to JTAG it every power cycle; there is plenty of spare capacity in the flash for application data storage if that becomes necessary