All power routing for the FPGA is roughed in, high freq bypass caps are in place, I/O bank for the DUT connection is fully fanned out. Still need to pin-swap to improve routability