Most likely by using a PLL with two taps, driving the clock output buffer with one phase and the data/address bus with another so we can do fine shifts to experiment