Join Slack
Powered by
Making a new FPGA test design that just writes a p...
# silicon-validation
a
Andrew Zonenberg
11/22/2021, 1:36 AM
Making a new FPGA test design that just writes a pattern with one 1 bit and the rest 0, sliding through each bit position
Open in Slack
Previous
Next