with data from controller to sram driven on the falling clock edge, and read data sampled on the rising clock edge plus 10 ns delay to account for ~700ps of PCB trace delays on the test fixture plus the long delay in the test chip's top level routing