Finally, here's an example of a plot of min operating voltage (at 30 MHz, 10 ns delay) vs bitcell location ("vmap") for die 1, dual port, ambient temp (a reasonably good result - a few weak cells but nothing obviously trending)