This affects the SRAM cells, row/column circuitry, any buffering or top level logic between the SRAM IP and the I/O cells, and the internal side of the I/O pad drivers