@User seems OK, we have no problem with yosys synthesis. Just a small note here for using the Latch gate in our fabrics: we have to create a map file (latch_map.v) and enable the SYNTH_LATCH_MAP variable