People here might find this post interesting, from Xilinx's CTO - https://www.linkedin.com/pulse/chips-alliance-fpga-interchange-format-ivo-bolsens/?trackingId=D2msEW1%2FThmTehF86lCZ2Q%3D%3D