Makes sense. Right now we convert all the vhdl to verilog in one pass using ghdl -> yosys