I designed it to be used for an XIP QSPI flash controller. It is already in use by the N5 SoC