Should be gate-level Verilog netlist.
# caravel
d
Should be gate-level Verilog netlist.