https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
j

Jean

12/04/2020, 8:06 AM
@User The fix didn't quite work. I'm confused... Why does the magic banner say Compiled on Mon Nov 23 17:53:03 UTC 2020' when I compiled and installed today???
jcyr@compute:~$ cd magic
jcyr@compute:~/magic$ git log
commit 414f4a8ccb1a0a352a90fbefdc088667dc3243bb (HEAD -> master, origin/master, origin/HEAD)
Author: Tim Edwards <tim@opencircuitdesign.com>
Date:   Thu Dec 3 21:37:32 2020 -0500

    Modified the DEF and LEF read/write routines to keep the
    defMakeInverseLayerMap() from returning complete contact types when used
    by the lefWrite command when writing LEF macros, which contain cut layers
    but not entire contacts.
jcyr@compute:~/magic$ which magic
/usr/local/bin/magic
jcyr@compute:~/magic$ la -al /usr/local/bin/magic 
-rwxr-xr-x 1 root root 2016 Dec  3 21:45 /usr/local/bin/magic
Magic 8.3 revision 87 - Compiled on Mon Nov 23 17:53:03 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic_maglef.tcl" from command line.
Reading LEF data from file /project/openlane/sha3_256_miner/runs/sha3_256_miner/results/magic/sha3_256_m
iner.lef.
This action cannot be undone.
LEF read, Line 498 (Error): Don't know how to parse layer "l1m1_pr_c"
LEF read, Line 498 (Error): Try adding this name to the LEF techfile section
LEF read, Line 519 (Error): Don't know how to parse layer "l1m1_pr_c"
LEF read, Line 519 (Error): Try adding this name to the LEF techfile section
LEF read, Line 540 (Error): Don't know how to parse layer "l1m1_pr_c"
LEF read, Line 540 (Error): Try adding this name to the LEF techfile section
LEF read, Line 561 (Error): Don't know how to parse layer "l1m1_pr_c"
LEF read, Line 561 (Error): Try adding this name to the LEF techfile section