The default wrapper config doesn't generate this powered Verilog either, if this is needed for this precheck item then I need to add that back in and rerun the flow on the wrapper. The only Verilog I got was well before it got to the LVS steps. I've not dug too far into it yet though: https://github.com/efabless/caravel/blob/master/info.yaml#L16