Are we even supposed to do full-chip gate level simulations at the moment? Signal names don't correspond between caravel/verilog/gl/caravel.v and the wrapper in caravel_user_repo, changed that, but output looks real bad (like all signals to/from flash being either undefined or tristate). example tests with the example design don't pass either.