I assume that the syntax

bufif1 (parameters) #delay [instance] (a, b, c)

must be valid in some version of verilog, although the

#delay

part of that I've never seen anywhere else and is what yosys is choking on. Yosys has some switches for different verilog version compatibility; possibly one of those works?